Abstract-In this paper a commercial 28-nm FDSOI CMOS technology is characterized and modeled from room temperature down to 4.2 K. Here we explain the influence of incomplete ionization and interface traps on this technology starting from the fundamental device physics. We then illustrate how these phenomena can be accounted for in circuit device-models. We find that the design-oriented simplified EKV model can accurately predict the impact of the temperature reduction on the transfer characteristics, back-gate sensitivity, and transconductance efficiency. The presented results aim at extending industry-standard compact models to cryogenic temperatures for the design of cryo-CMOS circuits implemented in a 28 nm FDSOI technology.
I. INTRODUCTION Quantum computing can reshape many fields by providing the computing power to solve exponentially-growing problems. To reach this computing power, an important challenge today is the scale-up to larger qubit numbers [1] , [2] . Each additional qubit adds to the complexity of the room-temperature control-equipment, introducing more interconnections, wiring capacitance and thermal-noise pickup. Implementing the control equipment in miniaturized cryo-CMOS represents an interesting solution for scalability and fast qubit-information processing. Digital, analog and RF circuits are then required to operate down to deep-cryogenic temperatures. In this context, silicon-on-insulator technology provides an excellent platform to create a complete, scalable quantum computing system [3] , [4] . CMOS-compatible spin qubits have been developed in a FDSOI nanowire technology [5] , [6] , and can be co-integrated with the required qubit-control circuits designed in a FDSOI CMOS process. Increased digital/analog performances down to 4.2 K have been reported for advanced FDSOI CMOS technologies [7] , [8] . The suitability of the 28 nm node for qubit-control electronics has been reported in [7] . Furthermore, the FDSOI back-gate offers a versatile tool to control the power consumption close to the qubits [7] , which may become essential to keep decoherence at bay in co-integrated quantumclassical circuits. Due to a strong reduction of the cooling power at millikelvin temperatures, the control circuits are envisioned to operate at 4.2 K or higher-and eventually the qubits as well [2] . However, designing the cryo-CMOS qubitcontrol circuits-while meeting a stringent speed-power trade- To explain some of these trends, we examine the temperature dependencies of interface trapping and incomplete ionization in the device physics of this technology (Sec. III). It will be evidenced that these phenomena can respectively alter the slope factor and the threshold voltage. As we will demonstrate, adjusting the corresponding model parameters in the designoriented simplified EKV model, allows to model the DC cryogenic device-performance down to 4.2 K, including the effect of the back-gate (Sec. IV). These results pave the way towards the extension of industry-standard compact models down to the deep-cryogenic temperature regime [9] , [10] . This will allow to explore optimal cryo-CMOS circuit designs for multiple applications, in particular qubit-control systems.
II. MEASUREMENTS AND CHARACTERIZATION
The set of devices under investigation, fabricated in a commercial 28 nm FDSOI CMOS process, is listed in Table I . Details on the fabrication procedure can be found in [7] . A schematic cross-section of the FDSOI nMOS transistor is drawn in Fig. 1a . The transfer characteristics were measured in the linear (V DS = 50 mV) and saturation operational regimes (V DS = 0.9 V) at different temperatures [7] . The back-gate voltage (V back ) is swept from −0.9 V to 0. 
nMOS W/L = 210 nm / 28 nm, and f) nMOS W/L = 80 nm / 28 nm. The EOT for nMOS is 1.55 nm, and for pMOS 1.7 nm. The gate-source voltage is increased with a step size of |V GS | = 5 mV. Colors indicate the temperature, and markers the device according to Table I. that the improvement from 36 K down to 4.2 K is marginal, especially for the short devices. Based on the measurements in Fig. 1 , the following technological parameters have been extracted ( Fig. 2) : the subthreshold swing (SS), slope factor (n), threshold voltage (V th ), transconductance in linear and saturation (G m,lin , G m,sat ), and the on-state current (I on ). As illustrated in Fig. 2a , for temperatures below ≈ 160 K, the extracted average SS-values show an increasing offset, ∆SS, from the thermal limit, U T ln 10, with U T kT /q the thermal voltage. ∆SS reaches around 10 mV/dec at 4.2 K for long nMOS, since U T ln 10 predicts ≈ 0.8 mV/dec. The necessary slope factors to reach such high SS are extracted in Fig. 2b using n = SS/(U T ln 10). From this figure, a hyperbolic temperature-dependency of n is evident, which is not strongly dependent on geometry at cryogenic temperatures. The data points below 77 K in Fig. 2a cannot be explained by n 0 U T ln 10 with a slope-factor n 0 limited by 2, according to n 0 = 1 + C dep /C ox , where C dep is the depletion capacitance and C ox the oxide capacitance. Moreover, including the interface-trap capacitance, C it = qN it , i.e. n 0 = 1 + (C dep + C it )/C ox with N it the density-of-interface-traps per unit area, would lead to very high extracted values for N it in the order of 10 13 cm −2 at 4.2 K [11]- [13] . However, it should be emphasized that in this n 0 -formula the temperature-dependent occupation of interface-traps is not taken into account. This will be further investigated in Sec. III. The shift in threshold voltage at 4.2 K with respect to room temperature increases in the order of 0.1−0.3 V (Fig. 2c) . Note that the largest V thincrease is observed for pMOS, similarly to a 28-nm bulk process [14] . Furthermore, the maximum G m,sat and G m,lin (Figs.2d-e) improve down to 4.2 K, e.g. respectively × 3.4 (linear) and × 1.8 (saturation) for nMOS W/L = 1 µm / 1 µm. In Fig.2f, I on is extracted at |V GS | = 1 V. Note that the actual trend of I on with temperature is strongly dependent on the bias and the device-type. At a standard supply-voltage of 1 V, the on-state current increases with decreasing temperature for long nMOS (Fig. 1b) , while it decreases for pMOS (Fig. 1d) . The drain-induced barrier-lowering (DIBL) is approximately zero for the long devices. For the short devices, small improvements have been extracted down to 4.2 K, but the shortchannel effect remains largely temperature-independent, e.g. decreasing from 0.07 V/V (300 K) to 0.068 V/V (4.2 K) for nMOS W/L =80 nm / 28 nm, and from 0.065 V/V (300 K) to 0.059 V/V (4.2 K) for nMOS W/L =210 nm / 28 nm (extracted at I D = 10 −8 A).
III. DEVICE PHYSICS
The improvements of (SS, G m,sat , G m,lin ) and the increase in V th follow directly from the temperature-scaling of the Fermi-Dirac distribution function, f (E). As illustrated in Fig. 3a , at 4.2 K f (E) is almost a step function. Therefore, the conduction band needs to be bent further downward to create sufficient overlap with the conduction-band density-of-states to reach inversion, increasing V th . Note that the subthreshold region happens only when E F lies within ≈ 3U T of E c . However, as indicated by ∆SS in the previous section, the turn-on rate predicted in this way is too steep. In what follows, we investigate the impact of incomplete ionization/freezeout and interface trapping to explain this observation. [15] , [16] , b) Slope factor in log-log scale highlighting its hyperbolic temperature dependency, c) Thresholdvoltage shift with respect to 300 K, d)-e) Maximum transconductances in saturation and linear regions of operation, normalized to 300 K, f) On-state current normalized to 300 K. Colors indicate the temperature, and markers the device according to Table I. well, i.e. respectively f (E A ) (for p-type doping) and f (E t ), where E A and E t are the acceptor and trap energy levels. This is qualitatively shown in Fig.3a . In case the Si-channel (Fig. 1a) is truly undoped, incomplete ionization should not be considered. However, if there is a certain background doping, e.g. p-type N A = 10 15 cm −3 , these impurities can be frozen out in the flatband condition at 4.2 K. As shown in Fig.3a , the calculated E F -position for low-doped channel at 4.2 K lies under E A , leading to freeze-out (f (E A ) 1). Nonetheless, these impurities will become quickly ionized due to field-assisted ionization [17] , when E A bends under E F near the surface of the front-gate. In the subthreshold region, when E F ≈ E c − 3U T , complete ionization can be assumed. Therefore, incomplete ionization cannot lead to the subthreshold-swing degradation observed in the previous section. Note, however, that for non-zero doping concentrations incomplete ionization can yield a small change in the threshold voltage, due to a modification of the charge-neutrality and the resulting E F -position [16] . Fig. 3a highlights that the temperature-dependency of interface-trap occupation, f (E t ), may influence the turn-on rate of the device down to 4.2 K. Similarly to the derivation for bulk MOSFET presented in [16] , by including f (E t ) the temperature dependency of n ∝ 1/U T can be derived for the front-gate in FDSOI as well. This gives SS = n(T )U T ln 10 = n 0 U T ln 10 + ∆SS, where n 0 is the slope factor without interface traps, and ∆SS the subthreshold-swing offset as observed in the previous section. ∆SS is given by (qN it /C ox ) ln 10 g t /(1 + g t ) 2 with N it the density-of-interface-traps and g t the trap degeneracy factor.
Note that in this model, N it does not become multiplied with U T , resulting in reasonable extracted values for N it at 4.2 K (≈ 10 11 -10 12 cm −2 ) lower than [12] , [13] . The ∆SS-offset starts to increase below ≈ 160 K since the subthreshold region happens when E F lies closer to E c , where N it is observed to be higher already at 300 K (Fig. 3a) . From this section, we conclude that interface trapping strongly degrades the SS through the hyperbolic temperature-dependency of n, and incomplete ionization slightly alters the V th -increase for non-zero doping concentrations. These two parameters, n and V th , can be modified accordingly in design-oriented models to predict deep-cryogenic operation. In the next section we demonstrate this relying on the simplified EKV model.
IV. DESIGN-ORIENTED MODELING
The design-oriented simplified EKV model is described in detail in [18] . The suitability of this model for FDSOI processes has been assessed at room temperature [19] . Using this model, the effects of the temperature reduction down to 4.2 K on the transfer characteristics, the back-gate sensitivity, and the transconductance efficiency are modeled. The model accurately predicts the transfer characteristics down to 4.2 K for long (Figs. 3b-c ) and short devices (Fig.3d) . The strong increase in the n model parameter at 4.2 K accounts for the interface-trapping phenomenon. The V T 0 model parameter captures the change in the threshold voltage due to FermiDirac scaling and incomplete ionization. Note that the used values for n and V T 0 correspond to the extracted values in Fig. 2b and 2c . Furthermore, as illustrated in Fig. 3e , changing the V T 0 model parameter allows to capture the effect of the back-gate also at 4.2 K [19] . A small adjustment of the slope factor is necessary as well, to account for the change in SS induced by the back-gate. Fig.3f verifies that the G m /I D designmethodology remains valid for a 28 nm FDSOI technology down to 4.2 K. The normalized transconductance efficiency, G m nU T /I D , is plotted versus the inversion coefficient IC I D,sat /I spec , with I spec = I spec W/L = 2(W/L)nµC ox U 2 T . The specific-current-per-square, I spec , decreases over one order of magnitude from room temperature down to 4.2 K. For the short-channel device, the additional L sat -parameter, which denotes the length of the channel in full velocity saturation, decreases down to 4.2 K due to a reduced phonon scattering.
V. CONCLUSION
In this work, the DC operation of a 28 nm FDSOI technology is modeled down to 4.2 K by means of the simplified EKV model. A study of the device physics is first performed including the temperature dependencies of interface trapping and incomplete ionization. We find that the Fermi-Dirac temperature dependency of interface-trap occupation explains the large degradation of the subthreshold swing at 4.2 K. In case impurities are present, freeze-out is of minor importance for device operation thanks to field-assisted ionization. These results bring us one step closer to the realization of large-scale silicon-based quantum computing systems.
